in r24,0xa
	in r25,0xb
	fmul r24,r25
	out 0xc, r1
	clr __zero_reg__