in r24,0xa
	in r25,0xb
	mul r24,r25
	movw r24,r0
	clr __zero_reg__
	lsl r24
	mov r24,r25
	rol r24
	sbc r25,r25
	out 0xc,r24